


# Modem Control Register

This eight-bit register controls the interface with the modem or data set (or peripheral device emulating a modem). The contents of the modem control register are indicated and described below:



## Modem Control Register (MCR)

**Bit 0:** This bit controls the data terminal ready ( $\overline{\text{DTR}}$ ) output. When bit 0 is set to logical 1, the  $\overline{\text{DTR}}$  output is forced to a logical 0. When bit 0 is reset to a logical 0, the  $\overline{\text{DTR}}$  output is forced to a logical 1.

**Note:** The  $\overline{\text{DTR}}$  output of the INS8250 may be applied to an EIA inverting line driver (such as the DS1488) to obtain the proper polarity input at the succeeding modem or data set.

**Bit 1:** This bit controls the request to send ( $\overline{\text{RTS}}$ ) output. Bit 1 affects the  $\overline{\text{RTS}}$  output in a manner identical to that described above for bit 0.

**Bit 2:** This bit controls the output 1 ( $\overline{\text{OUT 1}}$ ) signal, which is an auxiliary user-designated output. Bit 2 affects the  $\overline{\text{OUT 1}}$  output in a manner identical to that described above for bit 0.

**Bit 3:** This bit controls the output 2 ( $\overline{\text{OUT 2}}$ ) signal, which is an auxiliary user-designated output. Bit 3 affects the  $\overline{\text{OUT 2}}$  output in a manner identical to that described above for bit 0.

**Bit 4:** This bit provides a loopback feature for diagnostic testing of the INS8250. When bit 4 is set to logical 1, the following occurs: the transmitter serial output (SOUT) is set to the marking (logical 1) state; the receiver serial input (SIN) is disconnected; the output of the transmitter shift register is “looped back” into the receiver shift register input; the four modem control inputs ( $\overline{\text{CTS}}$ ,  $\overline{\text{DRS}}$ ,  $\overline{\text{RLSD}}$ , and  $\overline{\text{RI}}$ ) are disconnected; and the four modem control outputs ( $\overline{\text{DTR}}$ ,  $\overline{\text{RTS}}$ ,  $\overline{\text{OUT 1}}$ , and  $\overline{\text{OUT 2}}$ ) are internally connected to the four modem control inputs. In the diagnostic mode, data that is transmitted is immediately received. This feature allows the processor to verify the transmit- and receive-data paths of the INS8250.

In the diagnostic mode, the receiver and transmitter interrupts are fully operational. The modem control interrupts are also operational but the interrupts' sources are now the lower four bits of the modem control register instead of the four modem control inputs. The interrupts are still controlled by the interrupt enable register.


The INS8250 interrupt system can be tested by writing into the lower four bits of the modem status register. Setting any of these bits to a logical 1 generates the appropriate interrupt (if enabled). The resetting of these interrupts is the same as in normal INS8250 operation. To return to normal operation, the registers must be reprogrammed for normal operation and then bit 4 of the modem control register must be reset to logical 0.

**Bits 5 through 7:** These bits are permanently set to logical 0.

# Modem Status Register

This eight-bit register provides the current state of the control lines from the modem (or peripheral device) to the processor. In addition to this current-state information, four bits of the modem status register provide change information. These bits are set to a logical 1 whenever a control input from the modem changes state. They are reset to logical 0 whenever the processor reads the modem status register.

The content of the modem status register are indicated and described below:



## Modem Status Register (MSR)

**Bit 0:** This bit is the delta clear to send (DCTS) indicator. Bit 0 indicates that the  $\overline{CTS}$  input to the chip has changed state since the last time it was read by the processor.

**Bit 1:** This bit is the delta data set ready (DDSR) indicator. Bit 1 indicates that the  $\overline{DRS}$  input to the chip has changed since the last time it was read by the processor.

**Bit 2:** This bit is the trailing edge of ring indicator (TERI) detector. Bit 2 indicates that the  $\overline{RI}$  input to the chip has changed from an on (logical 1) to an off (logical 0) condition.

**Bit 3:** This bit is the delta received line signal detector (DRLSD) indicator. Bit 3 indicates that the  $\overline{\text{RLSD}}$  input to the chip has changed state.

**Note:** Whenever bit 0, 1, 2, or 3 is set to a logical 1, a modem status interrupt is generated.

**Bit 4:** This bit is the complement of the clear to send ( $\overline{\text{CTS}}$ ) input. If bit 4 (LOOP) of the MCR is set to a logical 1, this is equivalent to RTS in the MCR.

**Bit 5:** This bit is the complement of the data set ready ( $\overline{\text{DSR}}$ ) input. If bit 4 of the MCR is set to a logical 1, this bit is equivalent to DTR in the MCR.

**Bit 6:** This bit is the complement of the ring indicator ( $\overline{\text{RI}}$ ) input. If bit 4 of the MCR is set to a logical 1, this bit is equivalent to OUT 1 in the MCR.

**Bit 7:** This bit is the complement of the received line signal detect ( $\overline{\text{RLSD}}$ ) input. If bit 4 of the MCR is set to a logical 1, this bit is equivalent to OUT 2 of the MCR.